Trusted Silicon Stratus is currently in closed beta. Please contact us if you would like to participate.
RISC-V is an open-source hardware instruction set architecture based on established reduced instruction set computer principles.
In contrast to most ISAs, the RISC-V ISA is free and open-source and can be used royalty-free for any purpose, permitting anyone to design, manufacture and sell RISC-V chips and software. While not the first open-architecture ISA, it is significant because it is designed to be useful in a wide range of devices. The instruction set also has a substantial body of supporting software, which avoids a usual weakness of new instruction sets.
This build of RISC-V Tools contains:
And upgrades the following development tools: