Enverite® PV-Bit™ verification allows users FPGA bitstream implementation to matches that of the publicly documented and post place-and-route (PAR) simulation netlist while Enverite® Trace™ archiver creates and verifies a tamper-evident auditable digital thread. With Xilinx Vivado 2020 and 2021 versions.